

CLEAN COPY OF ALL PENDING CLAIMS

1. A method of fabricating a semiconductor device comprising:

(a) providing a semiconductor heterostructure comprising a relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer on a substrate, a strained channel layer on said relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer, and a  $\text{Si}_{1-y}\text{Ge}_y$  layer on said strained channel layer;

(b) chemically reacting at least a portion of said  $\text{Si}_{1-y}\text{Ge}_y$  layer to form a chemically modified  $\text{Si}_{1-y}\text{Ge}_y$  layer on said strained channel layer;

(c) removing said chemically modified  $\text{Si}_{1-y}\text{Ge}_y$  layer to expose said strained channel layer; and

(d) providing a dielectric layer on said exposed strained channel layer.

<sup>2.</sup>  
~~3.~~ The method of claim 1 wherein step (b) comprises oxidizing said at least a portion of said  $\text{Si}_{1-y}\text{Ge}_y$  layer.

<sup>3.</sup>  
~~5.~~ The method of claim 1 wherein said dielectric layer comprises a gate dielectric of a MISFET.

<sup>4.</sup>  
~~10.~~ The method of claim 1 wherein the strained channel layer comprises Si.

<sup>5.</sup>  
~~11.~~ The method of claim 1 wherein x is approximately equal to y.

<sup>5.</sup>  
~~6.~~<sup>12.</sup> The method of claim ~~11~~ wherein step (a) further comprises providing a sacrificial Si layer on said  $\text{Si}_{1-y}\text{Ge}_y$  layer.

<sup>7.</sup>  
~~13.~~ The method of claim 1 wherein  $y > x$ .

<sup>7.</sup>  
~~8.~~<sup>14.</sup> The method of claim ~~13~~ wherein step (a) further comprises providing a sacrificial Si layer on said  $\text{Si}_{1-y}\text{Ge}_y$  layer.

<sup>8.</sup>  
~~15.~~ The method of claim ~~14~~ wherein step (a) further comprises providing a sacrificial Si layer on said  $\text{Si}_{1-y}\text{Ge}_y$  layer having a thickness greater than the critical thickness.

<sup>10.</sup>  
~~16.~~ The method of claim 1 wherein said substrate comprises Si.

<sup>11.</sup>  
~~17.~~ The method of claim 1 wherein said substrate comprises Si having a layer of  $\text{SiO}_2$  thereon.

A4  
cancel'd 12.  
18. The method of claim 1 wherein said substrate comprises a SiGe graded buffer layer on Si.

13-20. A method of fabricating a semiconductor device comprising:

A5  
(a) providing a semiconductor heterostructure comprising a relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer on a substrate, a strained channel layer on said relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer, and a  $\text{Si}_{1-y}\text{Ge}_y$  layer on said strained channel layer;

(b) removing said  $\text{Si}_{1-y}\text{Ge}_y$  layer to expose said strained channel layer;  
and

(c) providing a dielectric layer on said exposed strained channel layer.

21. (Cancelled)

A6  
14-22. The method of claim <sup>13</sup>20 wherein step (c) comprises forming the gate dielectric of a MISFET by providing a dielectric layer on said exposed strained channel layer.

15-23. The method of claim <sup>14</sup>22 wherein step (c) comprises forming the gate dielectric of a MISFET by providing an oxide on said exposed strained channel layer.

A7  
16-26. The method of claim <sup>13</sup>20 wherein said strained channel comprises Si.

17-32. The method of claim <sup>13</sup>20 wherein said substrate comprises Si.

A8  
18-33. The method of claim <sup>13</sup>20 wherein said substrate comprises Si having a layer of  $\text{SiO}_2$  thereon.

19-34. The method of claim <sup>13</sup>20 wherein said substrate comprises a SiGe graded buffer layer on Si.

20-36. A method of fabricating a semiconductor device comprising the steps of:

A9  
(a) providing a semiconductor heterostructure comprising a relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer on a substrate, a strained channel layer on said relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer, a  $\text{Si}_{1-y}\text{Ge}_y$  spacer layer, a Si layer, and a  $\text{Si}_{1-w}\text{Ge}_w$  layer;

(b) removing said  $\text{Si}_{1-w}\text{Ge}_w$  layer to expose said Si layer; and

(c) providing a dielectric layer on said Si layer.

A

---

21. ~~40.~~ The method of claim ~~3~~<sup>2</sup> wherein oxidizing of at least a portion of said  $\text{Si}_{1-y}\text{Ge}_y$  layer is performed using a wet oxidation technique.

22. ~~41.~~ The method of claim ~~40~~<sup>21</sup> wherein said wet oxidation technique is utilized at a temperature up to about  $750^\circ\text{C}$ .

A10 23. ~~42.~~ The method of claim ~~20~~<sup>13</sup> wherein step (b) comprises removing said  $\text{Si}_{1-y}\text{Ge}_y$  layer to expose said strained channel layer using either wet or dry etch technique.

24. ~~43.~~ The method of claim ~~20~~<sup>13</sup> further comprising the step of removing at least a portion of the strained channel layer to eliminate residual Ge.

25. ~~44.~~ The method of claim ~~36~~<sup>20</sup> wherein step (b) comprises removing said  $\text{Si}_{1-w}\text{Ge}_w$  layer to expose said Si layer using either wet or dry etch technique.

---

A